vhdl 与门

library ieee;
use ieee.std_logic_1164.all;

entity dd is
 port(A:in std_logic;
   B:in std_logic;
   Q:out std_logic);
end dd;

architecture behave of dd is
begin
Q<=A and B;
end behave;